This paper proposes a novel electrical characterization approach for a high-performance package system using an improved Partial Element Equivalent Circuit (PEEC). As the effect of interconnects becomes a pivotal factor for the performance of high-speed electronic systems, there is a great demand for an accurate equivalent model for interconnects. In particular, an equivalent model of interconnects is established in this paper for the Fine-Pitch Ball Grid Array (FBGA) package using the improved PEEC method. Based on the equivalent model, electrical characteristics are analyzed; furthermore, these are verified through the measurement results of a Vector Network Analyzer (VNA).
Ⅰ. Introduction
As operating frequencies continuously move toward the several tens of GHz band, multilayer Ball Grid Array (BGA) packages are playing an increasingly significant role in high-performance digital systems. Since the discontinuities of these systems are not conveniently analyzed, a major challenge is presented in the need to model the complex structure of the whole package. For various electrical interconnects with complex structures, Partial Element Equivalent Circuit (PEEC) has proven to be an effective approach. The method is based on a circuit interpretation of the Electric Field Integral Equation (EFIE). PEEC is a full-wave method that is valid both in the time and frequency domain. Further extensions, especially the application of time retardation, dielectric cells, and formulation with non-orthogonal elements, have made PEEC a multipurpose electromagnetic solver.
The Fine-Pitch Ball Grid Array (FBGA) package is one of the most widely used package types,and acts as the interface between silicon technology and the Printed Circuit Board (PCB). The design of the FBGA is becoming more critical with increasesin signal transmission speed, and a precise FBGA package model is crucial to ensure signal integrity from the silicon to the board. As there is a great demand for speed and integrity in the signal, the interconnection technology also seems to be more significant in effectively improving the whole system performance in comparison with further scaled-down chips. The presence of the discontinuities along a signal path causes reflections and other signal integrity (SI) problems.
Along with the effect of discontinuities, the small errors in the FBGA model areno longer negligible; a higher accuracy of the interconnect model is needed for a complete signal transmission analysis.
In the past decade, FBGA packages have received considerable attention, mainly because of their multitude of advantages in relation to other conventional packaging techniques. A variety of equivalent models to FBGA packages have been proposed using different methods. However, most of the published works have focused on simplified models while ignoring the complex structure, or have just been composed of many Pi-shaped cells. A better approach might be to create a model using existing three dimensional (3-D) solvers. However, they require long setup and run times. Furthermore, time is not the only drawback to using 3-D solvers. This approach is expensive, complicated, and requires a good deal of proficiency to use the solvers properly [1] - [2] .
In order to efficiently develop a wideband circuit model of the complete signal path (chip-to-board) in an FBGA package, entire structures need to be accurately analyzed. Unlike the conventional simplified parallel or orthogonal double bonding wires, in this paper, we propose an equivalent circuit of cylindrical non-orthogonal bonding wires based on the physical configuration with parameter extraction in the improved PEEC method. A 45 o bend trace instead of the traditional straight transmission line model is also considered for the real pac-kage trace based on the PEEC approach. In addition, the effects of via and pads are taken into account in the equivalent model. Consequently, a more accurate equivalent model without an expensive and complicated process is established for all of the signal paths of FBGA packages for further analysis.
Finally, the proposed model is verified by full-wave simulation, as well as measurement using a Vector Network Analyzer (VNA).
Ⅱ. The Basis of PEEC
Derived by the EFIE, as shown in (1), the PEEC method transforms the structure under examination into a passive R, L, and C equivalent circuit.
where E i is an incident electric field, J is current density, A is the magnetic vector potential, and Ф and is the scalar electric potential. According to the definitions of the scalar and vector potentials, the densities of current and charge are discretized by defining pulse basis functions for the conductors and dielectric materials. Derived by a Galerkin-type solution, pulse functions are also used for the weighting function. By means of a suitable inner product, a weighted volume integral over the cells, the electric field E 0 can be interpreted as Kirchhoff's voltage law over a PEEC cell consisting of partial selfinductance between the nodes and partial mutual inductances representing the magnetic field coupling in the equivalent circuit, as depicted in (2): 
The partial inductances, shown as Lij in Fig. 1 , are defined as
The node capacitances, which are represented by the diagonal coefficients of potential pij are also shown in 
The Green function used in the equations above can 
Ⅲ. Modeling of Package Elements
The full configuration of the FBGA package can be categorized into three parts: package traces with a 45 o bend, a via system including a nearby ground island, and a bonding-wire structure with non-orthogonal elements, as shown in Fig. 2 . The improved PEEC method is used to derive the equivalent model of the FBGA package.
3-1 Parameter Extraction for Distribution Traces
Although discontinuities have been a major subject of research for decades, most of the presented equivalent circuits simplify the complex redistribution traces as a uniform transmission line model, thereby neglecting the effects of bends. A uniform transmission line has a higher propagating efficiency compared with non-uniform traces at any angle. However, in the PCB design process, orthogonal and diagonal modes represent the most common routing styles due to the routing demand for an actual complicated structure. The diagonal mode is recommended for design engineers due to its better effect on the timing and quality of a propagating signal.
For an illustration of the better effect on the timing and quality of a propagating signal of diagonal mode, the 45° and 90° bends were investigated separately. A comparison was made between S-parameters characterizing the effects of the bends. Both bends were modeled with equal length (2.4 mm) and width (0.2 mm) with the same substrate (width, w=3 mm, length, l=3 mm, thickness t=0.1 mm) and reference plane (width, w=3 mm, length, l=3 mm, thickness t=0.05 mm), as illustrated in Fig. 3 (return loss) increases by approximately 20 dB from 1 GHz to 10 GHz, while a 45° bend shows an increase of 18 dB, almost the same as a uniform transmission line. For the whole frequency range that was measured, the return loss of a 45° bend was always less than that of a 90° bend. The smaller return loss of the 45 o bend is in great demand in wideband equivalent circuits. We propose an equivalent circuit with mutual inductive coupling for the 45 o bend, and one without mutual inductive coupling for the 90 o bend, as depicted in Fig. 5 . The PEEC approach is used for parameter extraction, as shown in (6)～ (8): 
In order to calculate the mutual inductance of the arbitrary angle traces, we first considered the traces without thickness and width as filaments; the inductance of the filaments is derived by the PEEC method as (8a) and (8b): 
After obtaining the inductance of the filaments, we extended the results to PCB lands with nonzero width and thickness. The equation for the filaments above is integrated over the entire cross-section, and the mutual inductance for distributed traces with any angle bend can be easily reached as (9) . 
As shown in Fig. 6 , for two straight wires of lengths l and m that are inclined with respect to each other at an angle θ joined at one end, R is the geometric mean distance (GMD) between the straight wires, w indicates the width of the trace, and t represents the thickness. 
3-2 Parameter Extraction for Vias with a Nearby Ground Island
A common via is a small hole drilled through a PCB that is used to make connections between various layers of the PCB or to connect components to traces. In the single layer package, the most common type of via is called a through hole via, because it is made by drilling a hole through the board, filling it with solder, and making connections on the appropriate layer by the pad. The blind and buried micro-via exchanges the signal paths in the multilayered FBGA package. Because the ideal via creates a transparent link between the components on the top and bottom of the package PCB, a precise via system model is crucial to ensure that performance achieved in the silicon will be delivered to the board. Unlike the traditional via system, in which the reference plane is above or below the via pad in the specific FBGA, here the grounds are composed of islands near the via pad. The new structure and proposed equivalent circuit model, with the nearby ground island accounting for the capacitive effect between the pad and ground, are shown in Fig. 7 .
The lumped values of the single via Rvia and Lvia were determined in [3] . For the capacitive coupling occurring in the silicon substrate, Csi and Gsi were derived from the simple formulas using the conformal mapping method suggested in [4] .
Taking into account the effect of nearby ground islands, gap capacitance Cnear-GND should be included in this equivalent circuit model, this is also given in [3] . In the presented model, the capacitive effects are the result of the capacitive coupling arising in the silicon and gap capacitance induced by reference islands instead of pad capacitances with a ground plane.
The resistance of the discontinuity can be approximately obtained by the sum of the dc and ac resistances in order to capture the skin effect, which changes the current effect, in turn inducing non-uniform current distribution in the metal at high frequencies. The bonding-wire, well established in consumer electronics, remains a very attractive solution since it is robust and inexpensive. In addition, it has the advantage of being tolerant of chip thermal expansion.
From the physical configuration of the bonding wire, the equivalent circuit model of the coupled Ground-SignalSignal-Ground structure is proposed in Fig. 8 . For the stacked dies in FBGA, relative position between bonding wires becomes so complicated that they cannot be simplified as a parallel structure.
Unlike the conventional parallel wire bond model, the presented model takes into account that the mutual effect can be applied to deal with the wires located at an angle and even non-orthogonal wire pairs. The three types of bonding wire are shown in Fig. 9 .
The wire is characterized by R and L. The parameter C pad_chip represents the capacitances between the pad of the chip and local ground. We divide the bonding-wire into three sections, accounting for the arch and the height above the plane, and set the turning nodes as the boundaries between those two sections,as shown in Fig.  10 .
The first section of the wire is vertical, while the second is horizontal. The coupled wires in the first and second sections are parallel with each other and have the same length. The parameters of the two parts can be extracted by (10)～(13): 
where R is the total resistance including ac and dc resistances, Lver .and Lhor. indicate the self-inductances of the vertical and horizontal sections, M represents the mutual inductance between the coupled parallel sections of the wires, and d and l indicate the pitch between wires and the length of the wire, respectively. l is in meters for all equations except (12), where it is in inches.
To consider the third section, with arbitrary direction and longest length, the mutual inductances should be solved in light of their relative location. Bonding-wire that are located at an angle are described in Fig. 9 .
For the bonding wires located at an angle, as depicted in Fig. 11(a) , segments of lengths l and m can be extended to a point where they gather, thereby generating the extension lengths α and β. We can derive the mutual inductance for the configuration using the Neumann integral in (14). In the coordinate system of Fig. 11(a) , l 1 equals l from α to α+l; at the same time, l2 equals m from β to β+m. The equation above can be explained as (15).
( ) ( ) Based on the relationship that R1, R2, R3, and R4 equal R (α+l)(β+m) , R (α+l)β , R αβ , and R α(β+m) , respectively, the mutual inductances of the bonding wires located at an angle can be obtained in (16) by further derivation of (14) and (15). 
Recently, non-orthogonal bonding wires have been widely used in stacked chip packages where the dies' varying functions can be united in one package to compose a complex module. However, the mutual effect of the non-orthogonal elements has received only limited attention in the past. To obtain a more accurate analysis of crosstalk for this non-orthogonal structure, we derive the mutual inductance using the PEEC method.
The Neumann integral is also applied to define the mutual inductance in (17): where l1 and l2 represent the contours along the two bonding wires of length m and l, respectively, as shown in Fig. 11 (b) .
With R 12 replaced by a series of differential equations, the order of the double Neumann integral can be re-duced to one, as depicted in (19). 
The single integral is solved using the coordinate system shown in Fig. 11(b) . The equation is simplified in (22) through defining the inverse hyperbolic tangent in terms of the natural logarithm, as in (20):
Taking into account equations (17)～(20), the mutual inductance of the non-orthogonal bonding wires has been derived using the PEEC method, as shown in (21). 
The parameters in the equations above are depicted in Fig. 10 .
As the mutual inductances' dominant coupling effects occur in the bonding wires, the accuracy of the mutual parameters is crucial to accurately establish a coupled equivalent circuit. Fig. 12 shows the comparison among the near end crosstalk of the parallel wires, wires at an angle, and non-orthogonal wires.
Ⅳ. Modeling of the Entire Signal Propagation Path
Signal paths in a package system are always regarded as the most important traces, and attract wide research. In the FBGA package, as shown in Fig. 13 , the equiva- lent circuit model of the signal trace from the chip to the PCB is composed of an arbitrarily located bondingwire structure, a via system including a nearby ground island, and package traces with a 45° bend, as can be seen in Fig. 16 . The entire model considers the whole trace rather than simply merging the individual interconnects. The extracted parameters for Fig. 16 are described in Table 1 . After proposing the equivalent circuit, verification should be carried out. The validation is carried out by VNA and a probe station with 150 um and 800 um pitch, as depicted in Fig. 14 . The VNA is calibrated on the tip of the micro probe using the Short-Open-Load-Through (SOLT) calibration method. With calibration, the noise from the measuring equipment and probes can be reduced to an acceptable range. Electrical characteristics are measured from the 10 MHz to the 10 GHz range. Strong agreement is observed between the proposed equivalent model and the measurement results, as shown in Fig. 15 , with an acceptable difference caused by the measurement equipment and probe noise. 
Ⅴ. Conclusion
In this paper, Partial Element Equivalent Circuit (PEEC) was extended and applied to solve the non-orthogonal and arbitrary angle elements for various electrical interconnects with complex configuration.
A novel model for the complete signal paths of a 484-pin Fine-Pitch Ball Grid Array (FBGA) package 
